

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/631,427	08/03/2000	Steven P. Larky	0325.00368	1792		
21363	7590 08/11/2005		EXAM	EXAMINER		
	IER P. MAIORANA,	DAY, HER	DAY, HERNG DER			
24840 HARPE ST. CLAIR SF	ORES, MI 48080		ART UNIT	PAPER NUMBER		
	·		2128			
•			DATE MAILED: 08/11/2009	5		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Asticus Commonwell		09/631,427	LARKY ET AL.				
Office Action Sumn	ary	Examiner	Art Unit				
		Herng-der Day	2128				
The MAILING DATE of this of Period for Reply	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1) Responsive to communication	on(s) filed on <u>13 Ma</u>	ay 2005.					
2a) ☐ This action is FINAL .	2b)⊠ This	action is non-final.					
,	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with th	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims		•					
4)⊠ Claim(s) <u>1-11 and 21-29</u> is/are pending in the application.							
4a) Of the above claim(s)	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-11 and 21-29</u> is/a			•				
	Claim(s) is/are objected to.						
8) Claim(s) are subject t	o restriction and/or	election requirement.					
Application Papers							
9)☐ The specification is objected	to by the Examiner						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11)☐ The oath or declaration is obj	ected to by the Exa	aminer. Note the attached Office	Action or form PT	O-152.			
Priority under 35 U.S.C. § 119							
.12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)							
1) Notice of References Cited (PTO-892)		4) Interview Summary					
 2) Notice of Draftsperson's Patent Drawing F 3) Information Disclosure Statement(s) (PTC 		Paper No(s)/Mail D 5) Notice of Informal F	ate Patent Application (PTO-	-152)			
Paper No(s)/Mail Date 6)							

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Application/Control Number: 09/631,427 Page 2

Art Unit: 2128

DETAILED ACTION

1. This communication is in response to Applicants' Appeal Brief ("Appeal Brief") to Office Action dated February 16, 2005, mailed May 10, 2005, received by PTO May 13, 2005, and Applicant's Response to Office Action dated March 3, 2005, mailed March 10, 2005, received by PTO March 14, 2005.

1-1. In view of the Appeal Brief, PROSECUTION IS HEREBY REOPENED. A new ground of rejection is set forth below.

To avoid abandonment of the application, appellant must exercise one of the following two options:

- (a) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,
 - (b) request reinstatement of the appeal.

If reinstatement of the appeal is requested, such request must be accompanied by a supplemental appeal brief, but no new amendments, affidavits (37 CFR 1.130, 1.131 or 1.132) or other evidence are permitted. See 37 CFR 1.193(b)(2).

- **1-2.** Claims 1-11 and 21-29 are pending.
- 1-3. Claims 1-11 and 21-29 have been examined.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it

Art Unit: 2128

pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

- 3. Claims 1-11, 21-22, and 25-26 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.
- 3-1. Claim 1 recites the limitation "generating one or more source signals by adding a digital signature to each of said analog signals" in step (B) of the claim. However, how to add a digital signature to an analog signal has not been disclosed in the specification. In analog circuits, adding a digital signature to an analog signal for verifying connectivity is not trivial because analog signals in analog circuit are inherently imprecise. The inherent imprecision of analog signals in analog circuit makes the digital signature distorted. In other words, to make and/or use the claimed invention, one of ordinary skill in the art need to consider, for example, at least the following:
 - (1) adding logically, physically, or by pencil and paper.
- (2) analog signal should be preceded by the digital signature, digital signature should be preceded by the analog signal, or digital signature should be insterted into the analog signal.
 - (3) adding digital signature randomly, periodically, or based on which references.
 - (4) effect of the cancellation of analog signal and digital signature.

Therefore, without undue experimentation, it is unclear for one skilled in the art how to generate source signals by adding a digital signature to each of said analog signals.

3-2. Claim 9 recites the limitation "generating one or more attributed signals" in step (A) of the claim. As described at page 6 of the specification, the attributed analog signals are, e.g., the

analog signals each with an added digital signature. However, how to add a digital signature to an analog signal has not been disclosed in the specification. In analog circuits, adding a digital signature to an analog signal for verifying connectivity is not trivial because analog signals in analog circuit are inherently imprecise. The inherent imprecision of analog signals in analog circuit makes the digital signature distorted. In other words, to make and/or use the claimed invention, one of ordinary skill in the art need to consider, for example, at least the following:

Page 4

- (1) adding logically, physically, or by pencil and paper.
- (2) analog signal should be preceded by the digital signature, digital signature should be preceded by the analog signal, or digital signature should be insterted into the analog signal.
 - (3) adding digital signature randomly, periodically, or based on which references.
 - (4) effect of the cancellation of analog signal and digital signature.

Therefore, without undue experimentation, it is unclear for one skilled in the art how to generate attributed signals.

- 3-3. Claim 25 recites the limitation "(ii) add said digital signature to said analog signal" in lines 3-4 of the claim. However, how to add a digital signature to an analog signal has not been disclosed in the specification. In analog circuits, adding a digital signature to an analog signal for verifying connectivity is not trivial because analog signals in analog circuit are inherently imprecise. The inherent imprecision of analog signals in analog circuit makes the digital signature distorted. In other words, to make and/or use the claimed invention, one of ordinary skill in the art need to consider, for example, at least the following:
 - (1) adding logically, physically, or by pencil and paper.

Application/Control Number: 09/631,427 Page 5

Art Unit: 2128

(2) analog signal should be preceded by the digital signature, digital signature should be preceded by the analog signal, or digital signature should be insterted into the analog signal.

- (3) adding digital signature randomly, periodically, or based on which references.
- (4) effect of the cancellation of analog signal and digital signature.

Therefore, without undue experimentation, it is unclear for one skilled in the art how to add said digital signature to said analog signal.

3-4. Claims not specifically rejected above are rejected as being dependent on a rejected claim.

Claim Interpretation

4. Independent claim 1 recites the limitation "adding a digital signature to each of said analog signals". Independent claim 9 recites the limitation "generating one or more attributed signals". Claim 25 recite the limitation "add said digital signature to said analog signal". All of them are rejected under 35 U.S.C. 112, first paragraph, because how to add a digital signature to an analog signal has not been disclosed in the specification as discussed in sections 3 to 3-4 above. For the purpose of claim examination with the broadest reasonable interpretation and in view of the specification as described in lines 3-5 of page 5, "AN_D may be implemented as an analog signal implemented with a digital signature", the Examiner will interpret "adding a digital signature to an analog signal" as "generating (implemented with) a digital signature proportional to average supply current (analog signal)" which has been disclosed by Tabatabaei et al.

Art Unit: 2128

Claim Rejections - 35 USC § 102

Page 6

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1-11 and 21-29 are rejected under 35 U.S.C. 102(b) as being anticipated by tabatabaei et al., "A Current Integrator for BIST of Mixed-Signal ICs", 1999 17th IEEE VLSI Test Symposium, April 1999.
- **6-1.** Regarding claim 1, tabatabaei et al. disclose a method for verification, comprising the steps of:
 - (A) generating one or more analog signals utilized by an analog design (I_{DD}, Figure 1);
- (B) generating one or more source signals by adding a digital signature (n-bit N, Figure 1) to each of said analog signals (I_{DD}, Figure 1); and
- (C) modeling said analog design using said source signals in place of said analog signals for verifying connectivity (discard this circuit, section 3, paragraph 1; for faulty current below the lower threshold of the current tolerance band implies bad connectivity).
- 6-2. Regarding claim 2, tabatabaei et al. further disclose step (C) comprises the step of: performing one or more simulations of said analog design with said source signals propagating through said analog design (simulation, section 3, paragraph 1).
- 6-3. Regarding claim 3, tabatabaei et al. further disclose each of said digital signatures (n-bit N, Figure 1) corresponds to a type of said analog signals (I_{DD}, Figure 1) having a predetermined parameter (average supply current, abstract).

Art Unit: 2128

- 6-4. Regarding claim 4, tabatabaei et al. further disclose each of said digital signatures comprises a unique pulse width (n-bit N, Figure 1).
- 6-5. Regarding claim 5, tabatabaei et al. further disclose comprising the step of:

 performing verification of said analog design (discard this circuit, section 3, paragraph 1).
- **6-6.** Regarding claim 6, tabatabaei et al. further disclose performing said simulations further comprises the sub-step of:

verifying a connectivity of said analog signals through said analog design (discard this circuit, section 3, paragraph 1).

6-7. Regarding claim 7, tabatabaei et al. further disclose performing said simulations further comprises the sub-step of:

verifying a model of an analog block within said analog design configured to receive at least a particular one of said analog signals (for example, SIN2 were used as calibration signal, section 3, paragraph 1).

6-8. Regarding claim 8, tabatabaei et al. further disclose verifying said model further comprises the sub-step of:

verifying an output signal of said analog block for said digital signature associated with said particular one of said analog signals (for example, SIN2 were used as calibration signal, section 3, paragraph 1).

6-9. Regarding claim 9, tabatabaei et al. disclose method for testing a model of an analog device, comprising the steps of:

Application/Control Number: 09/631,427 Page 8

Art Unit: 2128

(A) generating one or more attributed signals each (i) having a unique digital signature and (ii) presented by a source block within said model of said analog device (n-bit N, Figure 1); and

- (B) verifying connectivity of said attributed signals to a destination block within said model of said analog device by verifying reception of said unique digital signatures associated with each of said attributed signals at said destination block (discard this circuit, section 3, paragraph 1; for faulty current below the lower threshold of the current tolerance band implies bad connectivity).
- 6-10. Regarding claim 10, tabatabaei et al. further disclose comprising the step of:

 disabling processing of a particular one of said attributed signals if said particular signal is not verified at said destination block (discard this circuit, section 3, paragraph 1).
- 6-11. Regarding claim 11, tabatabaei et al. further disclose comprising the step of:

 verifying a model of said destination block configured to receive at least one of said attributed signals (for example, SIN2 were used as calibration signal, section 3, paragraph 1).
- 6-12. Regarding claim 21, tabatabaei et al. further disclose each of said digital signatures comprises a plurality of pulses (n-bit N, Figure 1).
- 6-13. Regarding claim 22, tabatabaei et al. further disclose each of said digital signatures comprises a varying frequency signal (different frequency, section 3, paragraph 1).
- 6-14. Regarding claim 23, tabatabaei et al. disclose a system comprising:

 a source for a plurality of signals, at least one of said signals representing an analog signal (I_{DD}, Figure 1) having a digital signature (n-bit N, Figure 1); and

Page 9

Application/Control Number: 09/631,427

Art Unit: 2128

a simulator connected to said source and configured to (i) simulate an analog design, (ii) receive said signals and (iii) verify a connectivity of said analog signal in said analog design using said digital signature (simulator, section 3, paragraph 1).

- **6-15.** Regarding claim 24, tabatabaei et al. further disclose said source comprises an analog source block configured to generate said analog signal (I_{DD}, Figure 1).
- 6-16. Regarding claim 25, tabatabaei et al. further disclose said source further comprises an adder block configured to (i) generate said digital signature and (ii) add said digital signature to said analog signal (BICI, Figure 1).
- 6-17. Regarding claim 26, tabatabaei et al. further disclose said source further comprises a digital source block configured to generate at least one of said signals representing a digital signal (for example, FF1, Figure 6).
- 6-18. Regarding claim 27, tabatabaei et al. further disclose said digital signature comprises a plurality of pulses (n-bit N, Figure 1).
- 6-19. Regarding claim 28, tabatabaei et al. further disclose said pulses have a unique width to identify said analog signal (n-bit N, Figure 1).
- **6-20.** Regarding claim 29, tabatabaei et al. further disclose said digital signature has a varying frequency (different frequency, section 3, paragraph 1).

Applicants' Arguments

- 7. Applicants argue the following:
- 7-1. (1) "Furthermore, the specification provides several examples of the digital signatures on page 8, lines 8-13. In one example, the digital signature may be (iii) a series of pulses of known

Art Unit: 2128

width. One of ordinary skill in the art would appear to understand how to add a series of pulses to an analog signal. For example, adding horizontal and vertical sync pulses to an analog video signal appears to be within the capabilities of those of ordinary skill" (page 7, paragraph 2, Appeal Brief).

- 7-2. (2) "the Examiner provides no evidence or convincing line of reasoning that 'generating a digital signature proportional to average supply current' is (i) consistent with the specification and (ii) would be reached by one of ordinary skill in the art" (page 9, paragraph 1, Appeal Brief).
- 7-3. (3) "Tabatabaei does not appear to disclose or suggest a step for modeling an analog design using source signals having digital signatures in place of analog signals for verifying connectivity as presently claimed" (page 10, paragraph 2, Appeal Brief).
- 7-4. (4) "the Examiner provides no evidence or convincing line of reasoning that 'generating a digital signature proportional to average supply current' is (i) consistent with the specification and (ii) would be reached by one of ordinary skill in the art" (page 12, paragraph 1, Appeal Brief).
- 7-5. (5) "Regarding the step for generating one or more attributed signals each having a unique digital signature, Tabatabaei appears to be silent regarding any signal having unique digital signatures" (page 12, paragraph 3, Appeal Brief).
- 7-6. (6) "the Examiner makes no argument for claim 23 that Tabatabaei mentions an analog signal having a digital signature as presently claimed" (page 15, paragraph 1, Appeal Brief).
- 7-7. (7) "Tabatabaei does not appear to disclose or suggest that each of one or more digital signatures comprises a unique pulse width as presently claimed." (page 15, paragraph 1, Appeal Brief).

Art Unit: 2128

Response to Arguments

Page 11

- 8. Applicants' arguments have been fully considered.
- **8-1.** Applicants' argument (1) is not persuasive. Applicants assert, "adding horizontal and vertical sync pulses to an analog video signal appears to be within the capabilities of those of ordinary skill". However, it appears no support in the specification that the claimed digital signature would be the horizontal and vertical sync pulses. In other words, "a series of pulses of known width" are not identical to "horizontal and vertical sync pulses".
- 8-2. Applicants' arguments (2) and (4) are not persuasive. As described in lines 3-5 of page 5, "AN_D may be implemented as an analog signal implemented with a digital signature", therefore, the Examiner interprets "adding a digital signature to an analog signal" as "generating (implemented with) a digital signature proportional to average supply current (analog signal)". Specifically, Tabatabaei et al. disclose using the supply current (analog signal) and the generated (implemented with) digital signature (proportional to average supply current) for verification purpose. In other words, the association of (proportional to) supply current (analog signal) and its digital signature (n-bit N) has been interpreted as the claimed "adding a digital signature to an analog signal". The interpretation (i) is consistent with the specification and (ii) has been disclosed by Tabatabaei et al.
- **8-3.** Applicants' argument (3) is not persuasive. Tabatabaei et al. disclose simulation in section 3. Discarding a circuit for faulty current below the lower threshold of the current tolerance band implies bad connectivity has been verified.
- **8-4.** Applicants' argument (5) is not persuasive. For generating one attributed signal having a unique digital signature, Tabatabaei's n-bit N is the unique digital signature.

Art Unit: 2128

8-5. 'Applicants' argument (6) is not persuasive. Tabatabaei et al. disclose at least an analog signal (I_{DD}, Figure 1) having a digital signature (n-bit N, Figure 1).

8-6. Applicants' argument (7) is not persuasive. Tabatabaei et al. disclose n-bit N in Figure 1. Each bit width is fixed.

Conclusion

9. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Herng-der Day whose telephone number is (571) 272-3777. The Examiner can normally be reached on 9:00 - 17:30.

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 Group receptionist: (571) 272-2100.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Jean R. Homere can be reached on (571) 272-3780. The fax phone numbers for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Herng-der Day August 8, 2005)+D Maythan
Thai Phan
Patent Examiner
Au: 2128